Abstract: An 18-Mb full ternary CAM with low-voltage matchline sensing scheme (LVMLSS) is designed and fabricated in 65-nm bulk CMOS process. LVMLSS has three key techniques: voltage down converter, ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback