Week 4: Instruction-level parallelism, superscalar processor design, register renaming and precise interrupt handling. Week 5: Branch prediction, related static/dynamic techniques and other prediction ...